150°C amorphous silicon thin-film transistor technology for polyimide substrates by Gleskova, H. et al.
Journal of The Electrochemical Society, 148 ~7! G370-G374 ~2001!
0013-4651/2001/148~7!/G370/5/$7.00 © The Electrochemical Society, Inc.
G370150°C Amorphous Silicon Thin-Film Transistor Technology
for Polyimide Substrates
H. Gleskova,a, z S. Wagner,a,* V. Gasˇparı´k,b and P. Kova´cˇc
aDepartment of Electrical Engineering, Princeton University, Princeton, New Jersey 08544, USA
bDepartment of Solid State Physics, Faculty of Mathematics and Physics, Comenius University,
Bratislava, Slovakia
cDepartment of Nuclear Physics and Technology, Faculty of Electrical Engineering and Information
Technology, Slovak Technical University, Bratislava, Slovakia
We have developed a 150°C technology for amorphous silicon thin-film transistors ~a-Si:H TFTs! on polyimide substrates
deposited by plasma enhanced chemical vapor deposition. The silicon nitride gate dielectric and the a-Si:H channel material were
tailored to provide the least leakage current and midgap defect density, respectively. In addition, we conducted experiments on the
TFT structure and fabrication with the aim of obtaining high electron mobility. TFTs with back-channel etch and channel-
passivated structures were fabricated on glass or 51 mm thick polyimide foil. The a-Si:H TFTs have an on/off current ratio of
;107 and an electron mobility of ;0.7 cm2/V s.
© 2001 The Electrochemical Society. @DOI: 10.1149/1.1373661# All rights reserved.
Manuscript submitted July 20, 2000; revised manuscript received March 1, 2001. Available electronically May 30, 2001.Plastic substrate films for active electronic circuits are attracting
increasing attention. Circuit fabrication processes must not exceed
the glass transition temperature of the substrate. At present, the prin-
cipal materials technology for thin-film transistors ~TFTs! is based
on silicon. We have been developing an amorphous silicon ~a-Si:H!
based TFT process with 150°C maximum temperature for compat-
ibility with flexible polyimide foil substrates. A key component of
the process is the deposition of the silicon nitride (SiNx), which
serves as the passivation layer for the substrate and as the gate
dielectric. In conventional a-Si:H TFT fabrication, the SiNx is de-
posited at 300-350°C, which is the highest temperature step in the
entire process and is needed to ensure low gate leakage current.
Reduction of the SiNx deposition temperature from 350 to 150°C,
while retaining low gate leakage, is a serious challenge.
Plasma enhanced chemical vapor deposition ~PECVD! is the
standard technique for the fabrication of a-Si:H TFTs. A number of
authors have reported silicon nitride films deposited by PECVD at a
temperature lower than 250°C,1-10 but only a few studies were
aimed at process optimization.8-10 Encouraged by the rapid growth
of the liquid crystal display industry, several groups have worked on
adapting the currently practiced a-Si:H TFT technology to various
plastic substrates11-16 by reducing the deposition temperature. In this
paper we summarize the results of the optimization of PECVD sili-
con nitride deposition at 150°C using primarily the leakage current
as the quality criterion, and show that high quality a-Si:H TFTs can
be fabricated at this temperature.
Silicon Nitride Deposition and Experimental Results
The SiNx films were deposited from mixtures of SiH4 , NH3 , and
H2 using 13.56 MHz PECVD at a pressure of 500 mTorr ~;67 Pa!.
All layers were deposited at 150°C and the silane and ammonia
flows were kept constant at 5 and 50 standard cubic centimeters per
minute ~sccm!, respectively. We varied the H2 flow rate from 55 to
220 sccm and the plasma power from 5 to 50 W. The electrode area
was ;250 cm2. Each layer was simultaneously deposited on a clean
Corning 7059 substrate ~for optical measurements!, on Corning
7059 coated with Cr ~for electrical measurements,! and on a p-type
Si wafer of @111# orientation ~for infrared measurements!. Most of
the films were around 0.5 mm thick. We measured the growth rate,
the index of refraction n ~from optical transmission measurements
using the Swanepoel method17!, the leakage current through the ni-
tride @from current-voltage ~I-V! curves taken from 2100 to 1100
V#, the dielectric breakdown field, the dielectric constant e at 1 MHz
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10:1 buffered oxide etch,18 ~10:1, with surfactant, complementary
metal oxide semiconductor! the Fourier-transform infrared absorp-
tion ~FTIR! spectrum, the Rutherford backscattering ~RBS! spec-
trum, and the secondary ion mass spectrum ~SIMS!.d Selected SiNx
recipes were then tested by fabricating inverted staggered a-Si:H
TFTs with either the back-channel etch or the SiNx channel-
passivated structure.
Figure 1 shows the SiNx growth rate and the index of refraction
as functions of hydrogen dilution and power. Figure 1a depicts the
variation in these parameters for the radio frequency ~rf! power of 5
W and a hydrogen flow from 55 to 220 sccm. Adding more hydro-
gen reduces the growth rate from ;1.6 to ;1.1 Å/s and increases
the index of refraction from 1.75 to 1.79. Figure 1b shows the depo-
sition rate and index of refraction as functions of rf power for the
hydrogen flow rate of 165 sccm. An increase in the rf power from 5
to 20 W causes an increase in the growth rate from 1.2 to 2.1 Å/s
and a slight increase in the index of refraction from 1.79 to 1.80.
The bottom graph, Fig. 1c, shows the same parameters for the high-
est hydrogen flow of 220 sccm and a large variation in rf power
from 5 to 50 W. Over this power range, the deposition rate increases
from 1.1 to 2.9 Å/s and the index of refraction increases slightly
from 1.79 to 1.81, both with increasing power.
Figure 2 correlates the dielectric constant e, calculated from
capacitance-voltage ~C-V! curves measured at 1 MHz, and the etch
rate in 10:1 buffered oxide etch18 with hydrogen flow and deposition
power. As the hydrogen flow increases, the etch rate drops dramati-
cally from 412 to 96 Å/s, indicating that the most dense films are
deposited with the highest hydrogen flow. The dielectric constant of
;6.85 does not change much with hydrogen flow rates between 55
and 110 sccm, but for larger hydrogen flows it increases to a value
of 7.38. With an increase in the rf power from 5 to 20 W, there is a
large increase in e from 7.14 to 8.49 and a decrease in the etch rate
from 172 to 73 Å/s, again indicating that denser films are deposited
at higher power. For the highest hydrogen flow, the etch rate and the
dielectric constant do not vary much in the rf power range from 5 to
50 W. Up to 40 W, the dielectric constant varies between 7.29 and
7.44 and reaches a value of 8.18 for the power of 50 W. The etch
rate drops slightly between 5 and 20 W; above that, it remains
constant at a value of about 65 Å/s.
All films were tested in a sandwich configuration for leakage
current and the dielectric breakdown field. The maximum voltage
applied to the samples was 100 V. No major differences were ob-
served in the leakage current, which varied from 20 to 30 pA at 100
V. All films easily withstood the applied electric field and in all
d Analysis performed by Evans East, Plainsboro, New Jersey.
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Figure 3 summarizes the FTIR absorption spectra for experimen-
tal conditions identical to those of Fig. 1. The IR scans of the back-
ground and of the substrate were subtracted from all spectra. The
main vibrational bands are as follows: N-H stretching band around
3340 cm21, Si-H stretching band around 2170 cm21, N-H2 scissors
around 1550 cm21, a band around 1190 cm21, and the Si-N stretch-
ing band around 890 cm21. While the size of most IR bands does
not vary much with changing hydrogen flow or rf power, the Si-H
stretching band at 2170 cm21 decreases with both increasing hydro-
gen flow and increasing rf power.
Figure 4 summarizes the results on the Si/N ratio measured by
RBS, and on the hydrogen concentration from SIMS, for selected
samples. The value of Si/N for a stoichiometric film is 0.75. All
measured films are nitrogen rich and the Si/N ratio varies between
0.56 and 0.67. As the hydrogen flow increases, the films become
Figure 1. Growth rate and index of refraction of SiNx films as functions of
rf power and hydrogen flow during the 150°C PECVD deposition.more ‘‘silicon rich’’ with higher values of Si/N. The dependence of
the Si/N ratio on power is more complicated and appears to reach
maximum of 0.67 at the rf power of about 20 W. The SIMS mea-
surements reveal that the hydrogen content remains nearly constant
at a value of 2 3 1022 cm23 in the tested interval of hydrogen flow
and rf power.
Figure 2. Etch rate and dielectric constant of SiNx films as functions of rf
power and hydrogen flow during the 150°C PECVD deposition.
Figure 3. Infrared spectra of SiNx films deposited over a range of rf power
and hydrogen flow. ~a! Hydrogen flow varied from 55 to 220 sccm, ~b! rf
power varied from 5 to 20 W, and ~c! rf power varied from 5 to 50 W.
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Device quality SiNx gate dielectric deposited at the standard tem-
peratures of 300-350°C usually is slightly nitrogen rich. Nitrogen
rich SiNx results in better TFT characteristics and is more stable
than silicon rich SiNx .19 Nitrogen rich SiNx contains a large amount
of hydrogen, 20-35 atom % , with the larger fraction bound in N-H
groups.20 The threshold voltage of the TFTs is lowest when the
refractive index of the SiNx layer lies in the range of 1.85 to 1.90.21
The index of refraction is related to the stoichiometry of the film,
being larger for silicon rich films.22 The etch rate in 10:1 buffered
HF18 usually has a value of 20 Å/s.23 It decreases rapidly with
increasing index of refraction, n, up to the value of about 1.83 and
remains constant for higher values of n.2 The etch rate has been
reported to rise with increasing concentration of bonded hydrogen in
the film.22
Based on the knowledge collected from the SiNx films deposited
at 300-350°C, the low temperature film should be slightly nitrogen
rich with low hydrogen content, low etch rate, high dielectric break-
down field, index of refraction of about 1.85, and preferably high
growth rate. Figure 5 shows a strong correlation between the etch
rate in 10:1 buffered HF18 and the index of refraction n for our
150°C SiNx layers. This dependence is qualitatively ~but not quan-
titatively! similar to the one observed in high temperature SiNx ,
which is represented by the dashed line in Fig. 5.2 At low n, the etch
rate decreases linearly with increasing index of refraction and it
remains almost constant for n > 1.80. Following upon the above
mentioned requirements, the SiNx layer deposited from the gas mix-
ture of 5 sccm of SiH4 , 50 sccm of NH3 , and 220 sccm of H2 , at
the power of 20 W fulfills these requirements best. This film has a
Figure 4. Si/N ratio ~RBS! and H concentration ~SIMS! for selected
PECVD SiNx films deposited at 150°C.
Figure 5. Etch rate as function of index of refraction for all SiNx layers
deposited at 150°C. The dashed line, corresponding to SiNx deposited at
300°C,2 is plotted for reference.growth rate of 1.5 Å/s, etch rate of 61 Å/s, n 5 1.80, dielectric
constant e 5 7.46, dielectric breakdown field .3.4 MV/cm, Si/N
ratio of 0.67, and H content of ;2 3 1022 cm23.
Back-Channel Etch a-Si:H TFTs
We fabricated a series of back-channel etch a-Si:H TFTs by de-
positing at 150°C on Corning 7059 glass or 51 mm thick Kapton E
substrate using a three-chamber PECVD system.
Their cross-sectional views are shown in Fig. 6. First, the poly-
imide substrate was coated on both sides with a 0.5 mm thick layer
of SiNx , which serves as a diffusion barrier ~against outgassing
from the polyimide! and as an adhesion layer for the TFT structure.
All TFTs had the following structure: ;100 nm thick Cr layer as
gate electrode, ;400 nm of gate SiNx , ;200 nm of undoped
a-Si:H, ;50 nm of (n1) a-Si:H, and ;100 nm thick Cr layer for the
source/drain. The fabrication details are given elsewhere.24 The
channel length was L 5 15 mm and width W 5 210 mm. Using an
identical recipe for all transistors, the undoped a-Si:H was deposited
from a mixture of SiH4 and H2 , and the (n1) a-Si:H from a mixture
of SiH4 , PH3 , and H2 . The optimized 150°C SiNx recipe was used
for TFTs deposited on both polyimide and glass, for comparison.
Two other sets of TFTs with different SiNx layers were deposited on
glass. For both sets, the gas flow rates during the SiNx deposition
were identical to the optimized recipe, but the rf power was reduced
to 15 or 10 W.
The TFT transfer characteristics of a transistor deposited on a
polyimide substrate are shown in Fig. 7a. The source/drain current,
Ids , as a function of the source/drain voltage Vds for nine different
gate voltages Vgs is shown in Fig. 7b. The off current is ;1
3 10212 A ~,1 3 10214 A/mm! and the on/off current ratio is
.107. At Vds 5 0.1 V, we obtain a threshold voltage VT;3.5 V and
a value of ;0.5 cm2 V21 s21 for the linear mobility. Except for the
slightly lower mobility, all other values are comparable to those of
a-Si:H TFTs fabricated on glass substrates at temperatures between
250 and 350°C.13
Figure 8 summarizes results of all fabricated TFT sets. The off
current Ioff , the on current, Ion , and the gate leakage current, I leak ,
are plotted as functions of the rf power applied during the gate SiNx
growth. The definition of these currents is as follows: the off current
is the smallest source/drain current at Vds 5 10 V, the on current is
the source/drain current for Vds 5 10 V and Vgs 5 20 V, and the
leakage current is the source/gate current for Vds 5 10 V and
Vgs 5 20 V. I leak and Ioff do not vary much among different SiNx
recipes, even though the TFTs on the polyimide have slightly lower
leakage and off currents. The on current has a maximum around 15
W and at 20 W it is slightly higher for TFTs on polyimide than on
glass. These differences might be related to a slight variation in the
dielectric constant and/or the thickness of the SiNx layers.
a-Si:H TFTs with Channel Passivation
Next, we chose a different structure for the a-Si:H TFTs, one
where the channel area is passivated with a SiNx layer. The cross-
sectional view of this structure is shown in Fig. 9. This structure
allows one to reduce the thickness of the a-Si:H channel layer while
protecting the channel from the environment. All TFTs were depos-
ited on Corning 7059 glass at 150°C using the same recipes as
Figure 6. Schematic cross-sectional view of TFT on ~a! Corning 7059 glass,
and ~b! Kapton. Note the SiNx passivation of the polyimide substrate.
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some TFTs, we varied the amount of the hydrogen flow for either
the SiNx or the a-Si:H layer next to the SiNx /a-Si:H interface, thus
modifying the interface layer to a depth of about 20 nm. The TFT
channel length was 40 mm and channel width was 400 mm. The gate
dielectric was ;360 nm thick and the channel layer was either 100
or 200 nm thick. After fabrication, the transistors were annealed at
;150°C for 30 min in forming gas to anneal out the radiation dam-
age caused by reactive ion etching.
Figure 10 shows the transfer characteristics for all TFTs. TFT of
Fig. 10a is similar to the back-channel etch TFT in which the SiNx
layer was deposited at 20 W, but the channel now is passivated. For
the TFT of Fig. 10b, the thickness of the a-Si:H channel layer is
reduced to 100 nm, which is half of that of TFT of Fig. 10a. The
transfer characteristics of Fig. 10c correspond to TFTs in which the
thickness of a-Si:H layer is 100 nm, but the first 20 nm ~next to the
SiNx layer! were modified during growth by doubling the hydrogen
flow. In Fig. 10d, the thickness of a-Si:H layer is again 100 nm, but
the last 20 nm of SiNx layer ~next to the a-Si:H layer! were modified
during growth by increasing the hydrogen flow to 330 sccm.
As expected, the off current is reduced by a factor of two when
the channel layer thickness is reduced to one-half. The calculated
Figure 7. ~a! Source/drain current as a function of gate voltage for Vds
5 0.1 and 10 V. The source electrode is grounded. The substrate is 51 mm
thick polyimide. ~b! Source/drain current as a function of source/drain volt-
age for Vgs from 4 to 20 V.linear mobilities reveal that the thickness reduction in the a-Si:H
channel layer from 200 to 100 nm had the most pronounced effect
on the mobility. A further slight improvement was achieved by rais-
ing the hydrogen flow during the growth of the a-Si:H layer, while a
deterioration occurred when the hydrogen flow was raised to 330
sccm during the growth of the SiNx gate dielectric layer. The thresh-
old voltages are low and vary between 1.4 and 1.9 V. The values for
the linear mobility and the threshold voltage are averaged over sev-
eral devices.
In the last step, we fabricated TFTs on 51 mm thick polyimide
foil with procedures very similar to those for TFTs on glass. But
before the TFT growth, the polyimide was coated on both sides with
a 0.5 mm thick layer of SiNx . The Cr layers, used previously for
metallization, were replaced with more ductile metals. The gate
electrode was made of Ti/Cr and the source/drain contacts of Al.
Figure 11 shows the transfer characteristic and the calculated mo-
bilities as function of applied gate voltage for these devices. The
TFTs on Kapton have slightly higher off current, lower on current,
and lower mobilities than the same structure on glass. The linear
mobility, calculated from the transfer characteristic of Fig. 9 at Vds
5 0.1 V, is ;0.4 cm2/Vs, while the saturated mobility, calculated
from the transfer characteristic at Vds 5 10 V, varies with Vgs , as
shown in Fig. 9. The peak mobility for Vds 5 10 V is ;0.7 cm2/V
s, suggesting that high quality a-Si:H TFTs can be made with further
process improvement.
Conclusions
We have presented a step-by-step optimization process for the
fabrication of amorphous silicon thin-film transistors by plasma en-
hanced chemical vapor deposition at 150°C. The most critical step is
the deposition of a high quality low temperature silicon nitride gate
Figure 8. The off-current Ioff , the on-current Ion , and the gate-leakage cur-
rent I leak as a function of the rf power applied during the gate SiNx growth.
The TFT structure and all other TFT layers are identical. Open symbols are
for TFTs on glass, full symbols for TFTs on polyimide. The data are average
values from several TFTs.
Figure 9. Cross-sectional view of the channel-passivated TFT on glass.
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suitable technique to ensure low gate leakage current, because the
optimized SiNx layers have parameters comparable to those of stan-
Figure 10. Transfer characteristics of four groups of a-Si:H TFTs with
back-channel passivation, fabricated at 150°C with the aim to reach a high
mobility. See text for explanation of channel and a-Si:H/SiNx interface struc-
tures ~a, top!-~d, bottom!.dard SiNx prepared at 300-350°C. These SiNx layers were tested in
a-Si:H TFTs with either back-channel etch or channel-passivated
structure, prepared on glass or 51 mm thick polyimide substrates. In
these low temperature TFTs, the mobility is the only parameter that
‘‘suffers’’ from the low temperature process. Nevertheless, we have
achieved mobilities as high as ;0.7 cm2/V s and thus have docu-
mented that low temperature a-Si:H based electronics on plastic sub-
strates is feasible.
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Figure 11. Transfer characteristics ~on the left! and mobilities ~on the right!
for a-Si:H TFTs with back-channel passivation, fabricated on 51 mm poly-
imide foil by PECVD at a maximum process temperature of 150°C.
